

## Functional Description

The ACTQ153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs $\left(\mathrm{S}_{0}, \mathrm{~S}_{1}\right)$. The two 4 -input multiplexer circuits have individual active-LOW Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) are HIGH, the corresponding outputs $\left(A_{z}, Z_{b}\right)$ are forced LOW. The ACTQ153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below.

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{E}}_{\mathrm{a}} \cdot\left(\mathrm{I}_{0 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
&\left.\quad \mathrm{I}_{2 \mathrm{a}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{a}} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{0}\right) \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{E}}_{\mathrm{b}} \cdot\left(\mathrm{I}_{0 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0} \cdot \mathrm{I}_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
&\left.\quad \mathrm{I}_{2 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{0}\right)
\end{aligned}
$$

## Truth Table

| Select Inputs |  | Inputs (a or b) |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\overline{\mathrm{E}}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | Z |
| X | X | H | X | X | X | X | L |
| L | L | L | L | X | X | X | L |
| L | L | L | H | X | X | X | H |
| H | L | L | X | L | X | X | L |
| H | L | L | X | H | X | X | H |
| L | H | L | X | X | L | X | L |
| L | H | L | X | X | H | X | H |
| H | H | L | X | X | X | L | L |
| H | H | L | X | X | X | H | H |

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings ${ }_{\text {(Note 1) }}$
Supply Voltage (VCC)
-0.5 V to +7.0 V
DC Input Diode Current ( $1_{1 /}$ )
$v_{1}=-0.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ )
DC Output Diode Current ( $l_{\mathrm{OK}}$ )

$$
\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}
$$

$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$+20 \mathrm{~mA}$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source
or Sink Current ( $\mathrm{I}_{\mathrm{O}}$ )
DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current
per Output Pin (ICC or $\mathrm{I}_{\mathrm{GND}}$ )
Storage Temperature ( $\mathrm{T}_{\mathrm{STG}}$ )
DC Latch-Up Source or Sink Current
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
PDIP $140^{\circ} \mathrm{C}$

## Recommended Operating

 Conditions| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\mathrm{l}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $\Delta \mathrm{V} / \Delta \mathrm{t}$ |  |
| $\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V |  |
| $\mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT ${ }^{\text {M }}$ circuits outside databook specifications.

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{v}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Minimum HIGH Level Input Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum LOW Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Minimum HIGH Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | $\mathrm{l}_{\text {OUt }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{OL}$ | Maximum LOW Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{IOL}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\mathrm{I}_{\text {IN }}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| ${ }_{\text {CCT }}$ | Maximum ICC/Input | 5.5 | 0.6 |  | 1.5 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |
| TOLD | Minimum Dynamic Output Current (Note 3) | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IohD |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICc | Maximum Quiescent Supply Current | 5.5 |  | 8.0 | 80.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |
| $\mathrm{V}_{\text {OLP }}$ | Maximum HIGH Level Output Noise | 5.0 | 1.1 | 1.5 |  | V | Figures 1, 2 <br> (Note 4)(Note 5) |
| $\overline{\mathrm{V} \text { OLV }}$ | Maximum LOW Level Output Noise | 5.0 | -0.6 | -1.2 |  | V | Figures 1, 2 |
| $\mathrm{V}_{\text {IHD }}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | 1.9 | 2.2 |  | V | (Note 4)(Note 6) |
| $\overline{\mathrm{V} \text { ILD }}$ | Maximum LOW Level Dynamic Input Voltage | 5.0 | 1.2 | 0.8 |  | V | (Note 4)(Note 6) |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. <br> Note 4: Worst case package. <br> Note 5: Max number of outputs defined as ( n ). Data Inputs are driven 0 V to 5 V . One Data Input @ $\mathrm{V}_{\mathbb{I N}}=\mathrm{GND}$. <br> Note 6: Max number of Data Inputs ( n ) switching. ( $\mathrm{n}-1$ ) inputs switching 0 V to 5 V . Input-under-test switching: 5 V to threshold ( $\mathrm{V}_{\mathrm{ILD}}$ ), OV to threshold ( $\mathrm{V}_{\mathrm{IHD}}$ ), $\mathrm{f}=1 \mathrm{MHz}$. |  |  |  |  |  |  |  |


| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) <br> (Note 7) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $S_{n}$ to $Z_{n}$ | 5.0 | 3.0 | 7.0 | 11.5 | 2.0 | 13.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $S_{n}$ to $Z_{n}$ | 5.0 | 3.0 | 7.0 | 11.5 | 2.5 | 13.5 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $\bar{E}_{n}$ to $Z_{n}$ | 5.0 | 2.0 | 6.5 | 10.5 | 2.0 | 12.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $\bar{E}_{n}$ to $Z_{n}$ | 5.0 | 3.0 | 6.0 | 9.5 | 2.5 | 11.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $I_{n}$ to $Z_{n}$ | 5.0 | 2.5 | 5.5 | 9.5 | 2.0 | 11.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $I_{n}$ to $Z_{n}$ | 5.0 | 2.0 | 5.5 | 9.5 | 2.0 | 11.0 | ns |

Note 7: Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Capacitance

| Symbol | Parameter | Unp | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 65.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests．The following is a brief description of the setup used to measure the noise characteristics of FACT．

## Equipment：

Hewlett Packard Model 8180A Word Generator
PC－163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure：
1．Verify Test Fixture Loading：Standard Load 50 pF ， $500 \Omega$ ．
2．Deskew the HFS generator so that no two channels have greater than 150 ps skew between them．This requires that the oscilloscope be deskewed first．It is important to deskew the HFS generator channels before testing．This will ensure that the outputs switch simultaneously．
3．Terminate all inputs and outputs to ensure proper load－ ing of the outputs and that the input levels are at the correct voltage．
4．Set the HFS generator to toggle all but one output at a frequency of 1 MHz ．Greater frequencies will increase DUT heating and effect the results of the measure－ ment．
5．Set the HFS generator input levels at 0 V LOW and 3 V HIGH for ACT devices and 0 V LOW and 5V HIGH for $A C$ devices．Verify levels with an oscilloscope．


Note 8： $\mathrm{V}_{\text {OHV }}$ and $\mathrm{V}_{\text {OLP }}$ are measured with respect to ground reference．
Note 9：Input pulses have the following characteristics： $\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}$ ， $\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ ，skew $<150$ ps．

FIGURE 1．Quiet Output Noise Voltage Waveforms
$\mathrm{V}_{\mathrm{OLP}} / \mathrm{V}_{\mathrm{OLV}}$ and $\mathrm{V}_{\mathrm{OHP}} / \mathrm{V}_{\mathrm{OHV}}$ ：
－Determine the quiet output pin that demonstrates the greatest noise levels．The worst case pin will usually be the furthest from the ground pin．Monitor the output volt－ ages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture．Do not use an active FET probe．
－Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case transition for active and enable．Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition．
－Verify that the GND reference recorded on the oscillo－ scope has not drifted to ensure the accuracy and repeat－ ability of the measurements．
$V_{\text {ILD }}$ and $V_{\text {IHD }}$ ：
－Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture．Do not use an active FET probe．
－First increase the input LOW voltage level， $\mathrm{V}_{\mathrm{IL}}$ ，until the output begins to oscillate or steps out a min of 2 ns ． Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\mathrm{IL}}$ limits，or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits．The input LOW voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {ILD }}$ ．
－Next decrease the input HIGH voltage level， $\mathrm{V}_{\mathrm{IH}}$ ，until the output begins to oscillate or steps out a min of 2 ns ． Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits，or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits．The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {IHD }}$ ．
－Verify that the GND reference recorded on the oscillo－ scope has not drifted to ensure the accuracy and repeat－ ability of the measurements．


FIGURE 2．Simultaneous Switching Test Circuit
Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
